12.



AT 2811

TRANSMITTA	Docket No. SON-2010							
In re Application of: Hisac	Hayashi et al							
Application No. 09/772,986				Group Art Unit 2811				
	MICONDUCTOR DEVICE, DETOR DEVICE AND MANUF							
TO THE COMMISSIONER OF PATENTS:								
·	icate is the Appeal Brief in ther 25, 2003	is application	, with respect to	o the Notice				
This sheet is submitted Payment by credit can X The Director is hereby	Small Entity It of is If the fee to Deposit Account Noted in duplicate. Ind. Form PTO-2038 is attached authorized to charge any account to Deposit Account No.	ed.		TECHNOLOGY CENTER 2800 or quired				
Ronald P. Kananen Attorney/Reg. No.: 24,10 RADER, FISHMAN & G 1233 20th Street, N.W., Washington, DC 20036 (202) 955-3750 Customer No. 23353	RAUER PLLC Suite 501	C	Pated: De	ecember 31, 2003				

DEC 3 1 2003

PTO/SB/17 (08-03)
Approved for use through 07/31/2006. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE to a collection of information unless it displays a valid OMB control number.

Under the Page pyork Reduction Act of 1995, no persons	U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COM Under the Paperport Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control Complete if Known							
FEE TO A LONGTT A			Complete if Known					
FEE TRANSMITTAL	_	Application Number		er	09/772,986			
for EV 2002		Filing Date			,	January 31, 2001		
for FY 2003		First	Name	ed Inver	itor	Hisao Hayashi		
Effective 01/01/2003, Patent fees are subject to annual revision.		Examiner Name				Thien F. Tran		
Applicant claims small entity status. See 37 CFR 1.23	7	Art Unit			1:	2811		
TOTAL AMOUNT OF PAYMENT (\$) 330.00		Attorney Docket No.		, 1	SON-2010			
		7 (1.01)			<u> </u>		····	
METHOD OF PAYMENT (check all that apply)					CALCUL	ATION (CO	ntinuea)	
Check Credit Money Other Noney Other None	3. ADDITIONAL FEES							
X Deposit Account:		a Entitu	e	ll Entitu				
Deposit Account 18-0013	Fee	arge Entity Small Entity ee Fee Fee Fee				F B	e Description	
Number	Code	(\$)	Code	e (\$)		ree Desc	ription	Fee Paid
Deposit Account Rader, Fishman & Grauer PLLC	1051	130	2051	65	•	- late filing fe		
Name The Director is authorized to: (check all that apply)	1052	50	2052	25	Surcharge – sheet.	- late provisio	onal filing fee or cover	
X Charge fee(s) indicated below X Credit any overpayments	1053	130	1053	130	Non-English	specification		
Charge any additional fee(s) during the pendency of this	1812	2,520	1812	2,520	For filing a re	equest for ex p	ļ	
application Charac fac(s) indicated below, except for the filling for	1804	920*	1804	920*	Requesting Examiner at		f SIR prior to	
Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.	1805	1,840*	1805	1,840*	Requesting	publication o	f SIR after	
FEE CALCULATION	1251	110	2251	•	Examiner ac	ction or reply within	n first month	
1. BASIC FILING FEE	1252		2252				second month	
Large Entity Small Entity	1253	930	2253				third month	
Fee Fee Fee Fee Description Fee Paid	1254	1,450	2254	725			fourth month	
Code (\$) Code (\$) 1001 750 2001 375 Utility filing fee	1255		2255			or reply within		
1002 330 2002 165 Design filing fee	1401	320	2401		Notice of Ap		i murmonari .	
1003 520 2003 260 Plant filing fee	1402		2402		,	f in support o	f an appeal	330.00
1004 750 2004 375 Reissue filing fee	1403	280	2403		-	oral hearing		
1005 160 2005 80 Provisional filing fee	1451	1,510	1451	1,510	Petition to in	nstitute a pub	lic use proceeding	
CURTOTAL (4) (C)	1452	110	2452			evive – unav	•	
SUBTOTAL (1) (\$) 0.00	1453	1,300	2453	650	Petition to re	evive - uninte	entional 📆	
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE	1501	1,300	2501	650	Utility issue	fee (or reissı	ıe)	J.A.
Extra Fee from Claims below Fee Paid	1502	470	2502	235	Design issue	e fee	r C	
otal Claims 4 -** = x =	1503	630	2503	315	Plant issue 1	fee	-	5
ndependent 1 -** = x	1460	130	1460	130	Petitions to	the Commiss	sioner	7
Claims L	1807	50	1807	50	Processing	fee under 37	CFR 1.17(q)	17 00
	1806	180	1806	180	_		n Disclosure Stmt	70
Large Entity Small Entity Fee Fee Fee Fee Fee Fee Description	8021	40	8021		Recording e	ach patent a	ssignment per	2800
Code (\$) Code (\$) 1202 18 2202 9 Claims in excess of 20	1809	750	2809		Filing a subr	ing a submission after marrejection		
1201 84 2201 42 Independent claims in excess of 3					(37 CFR 1.1 For each ad		ation to be	ļ <u>. </u>
1203 280 2203 140 Multiple dependent claim, if not paid	1810	750	2810		For each additional invention to be examined (37CFR 1.129(b))			
1204 84 2204 42 ** Reissue independent claims over original patent	1801	750	2801		-		xamination (RCE)	
1205 18 2205 9 ** Reissue claims in excess of 20	1802	1802 900 1802 900 Request for expedited examination of a design application						
and over original patent	Other	Other fee (specify)						
SUBTOTAL (2) (\$) 0.00 *Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 330.00							330.00	
**or number previously paid, if greater; For Reissues, see above								
SUBMITTED BY (Complete (if applicable))								
Name (Print/Type) Ronald P. Kananen		ration No ey/Agent		4,104_		Telephone	(202) 955-3750	
Signature Date December 31, 2003								

DC143051.DOC

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
Hisao HAYASHI et al.) Group Art Unit: 2811
Appln. No.: 09/772,986) Examiner: Tran, Thien F
Filed: January 31, 2001) Conf. No. 2637
For: THIN FILM SEMICONDUCTOR DEVICE, DISPLAY DEVICE USING SUCH THIN FILM SEMI-CONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF))))

Mail Stop Appeal Brief-Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 RECEIVED

JAN -6 2004

TECHNOLOGY CENTER 2800

BRIEF ON APPEAL

Honorable Sir:

This Appeal is taken from the Examiner's Final Rejection dated July 25, 2003 (hereinafter the "Final Office Action") of claims 1-8 and 13-16 in the above-identified application. The Notice of Appeal was filed on November 25, 2003. Submitted herewith are two additional copies of this Appeal Brief. Applicants (hereinafter "Appellants"), respectfully request consideration of this appeal by the Board of Patent Appeals and Interferences for allowance of the present patent application referenced above.

I. REAL PARTY IN INTEREST

The Real "Party-In-Interest" of the present application is Sony Corporation of Tokyo, Japan ("Sony") located at 7-35 Kitashinagawa 6-Chome, Shinagawa-Ku, Tokyo, Japan. An assignment of all rights in the present application to Sony was recorded with the U.S. Patent and Trademark Office on January 31, 2001 at Reel 011519, Frame 0913.

II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences.

III. STATUS OF CLAIMS

Claims 1-8 and 13-16 are pending, which are the subject of this Appeal. No claims have been allowed.

IV. STATUS OF AMENDMENTS

No amendments have been filed subsequent to the final rejection. A copy of all claims on appeal is attached hereto as an Appendix.

V. SUMMARY OF THE INVENTION

By way of background, the present invention relates to a thin film semiconductor device for use as a display. Page 1, lines 6-7. The thin film semiconductor device is formed as an integrated circuit on an insulating substrate with bottom gate structured thin film transistors. Page 6, lines 6-10. The gate electrodes of the semiconductor device are positioned at the bottom-most portion of the structure, with the gate insulating film disposed thereover. Page 6, lines 10-12. A semiconductor thin film is then stacked on top of the gate insulating film. The gate electrode is comprised of a metallic material that has a thickness of less than 100nm. Page 6, lines 12-15. Referring to the specification at page 7, lines 24-31, making the thickness of the gate electrode less than 100 nm reduces the thermal capacity of the gate electrode. Additionally, the gate insulating film covering the gate electrodes is comprised of a film, whose thickness is greater than the thickness of the gate electrodes. Page 9, lines 28-30. Making the thickness of the gate electrode less than 100nm reduces the thermal capacity of the gate electrode, which results in a similar thermal condition between the gate electrode and insulating substrate. Page 9, line 31-page 10, line 3. This enlarges the process margin resulting from the laser anneal treatment used during the manufacturing process: Page 10, lines 3-5. Making the thickness of the gate insulating film greater than the thickness of the gate electrode ensures that the benefits of reducing the thickness of the gate electrode below 100 nm are not offset. Page 9, line 28-page 10, line 14. However, if the thickness of the gate insulating film located between the gate electrodes in a semiconductor thin film is too thin, the effect of reducing the thickness of the gate electrode is offset. Page 10, lines 5-7. Accordingly, the thickness of the gate insulating film is designed greater than the thickness of the gate electrodes. Page 10, lines 7-9.

SON-2010 (80001-2010) Ser. No. 09/772,986

VI. ISSUES PRESENTED

In light of the Final Office Action dated July 25, 2003 (Paper No. 16), the issues presented on this Appeal are whether Claims 1-8 and 13-16 are patentable under 35 USC §103 over Hisao et al (JP 10209467).

VII. GROUPING OF CLAIMS

Claims 1-8, 13-16 stand or fall together.

VIII. ARGUMENTS

The Examiner rejects Claims 1-8 and 13-16 under 35 USC §103 as being unpatentable over Hisao et al (JP 10209467). The Examiner states that the thickness of the gate insulating film *can* be chosen to be thicker than the thickness of the gate electrode. (See office action dated February 7, 2003 at pages 2-3). The Examiner states that the cited reference discloses a gate electrode that is about 100nm thick and a gate insulating film that has a thickness in a range of 100-200 nm. The Examiner states that "assuming" that the insulating film is chosen as thicker than 100nm and "assuming" that the gate electrode is chosen as thinner than 100nm, then Appellant's claimed range would overlap with that of the cited reference. The Examiner states that overlapping ranges in the cited reference create a *prima facie* case of obviousness. Appellant traverses the rejection. MPEP 2144.05 states:

"Applicants can rebut a prima facie case of obviousness based on overlapping ranges by showing the criticality of the claimed range. "The law is replete with cases in which the difference between the claimed invention and the prior art is some range or other variable within the claims. . . . In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range." In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990). See MPEP Section 716.02 - Section 716.02(g) for a discussion of criticality and unexpected results."

Merely because it is possible for a claim limitation to exist in a cited reference does not necessarily mean that a cited reference actually teaches that claim limitation. This is exactly the case here. The Examiner asserts that it is *possible* for the cited reference to disclose that the gate insulating film is thicker than the gate electrode. The support for this reasoning is the Examiner's assumption that the specific values of the disclosed ranges are chosen in such a way as to overlap with the specific values recited in the claims. However,

what is overlooked is that the cited reference completely fails to present any reasoning whatsoever as to why one would adjust the disclosed relationship between the gate insulating film and the gate electrode in the cited reference to arrive at Appellant's claimed invention. In fact, the reference is completely silent as to any relationship whatsoever between the gate insulating film and gate electrode, as well as any reasoning as to why one would provide any specific relationship between the gate insulating film and the gate electrode.

Alternatively, the specification of the present application discloses specific attributes in making the gate electrode less than 100nm and making the gate insulating film greater in thickness than the gate electrode. Referring to the specification at page 7, lines 24-31, making the thickness of the gate electrode less than 100 nm reduces the thermal capacity of the gate electrode. This enlarges the process margin resulting from the laser anneal treatment used during the manufacturing process. Page 10, lines 3-5. Making the thickness of the gate insulating film greater than the thickness of the gate electrode ensures that the benefits of reducing the thickness of the gate electrode below 100 nm are not offset. Page 9, line 28page 10, line 14. Accordingly, the thickness of the gate insulating film is claimed as greater than the thickness of the gate electrode. Page 10, lines 7-9. Therefore, to the extent that the Examiner asserts that a prima facie case of obviousness is presented by virtue of this alleged overlapping range, such a *prima facie* case is properly rebutted by Appellant's express recitation of the claimed relationship and of the significant advantages obtained therefrom, especially in view of the failure by the cited reference to present any reasoning as to why such a range relationship would exist. Accordingly, for the reasons set forth above, the Examiner's rejection of Claims 1-8 and 13-16 should be reversed.

V. CONCLUSION

Appellant respectfully submits that all of the appealed claims in this application (Claims 1-8, 13-16) are patentable for at least the reasons stated above and request that the Board of Patent Appeals and Interferences overrule the Examiner and direct allowance of the rejected claims.

SON-2010 (80001-2010) Ser. No. 09/772,986

This brief is submitted in triplicate. It is believed that any fees due with respect to this paper have been identified in any transmittal accompanying this paper. However, if any additional fees are required in connection with the filing of this paper that are not identified in any accompanying transmittal, permission is given to charge account number 18-0013 in the name of Rader, Fishman and Grauer PLLC.

Respectfully submitted,

By:

Dated: 16. 29, 2003

Royalove Kananen, Registration No.; 24,104

Rader, Fishman & Grauer PLLC

Lion Building

1233 20th Street N.W., Suite 501

Washington, D.C. 20036

CUSTOMER NO. 23353

(202) 955-3750

Attorney for Applicants

APPENDIX OF CLAIMS ON APPEAL - CLAIMS 1-8 and 13-16

1. A thin film semiconductor device comprising:

an insulating substrate; and

a thin film transistor formed on said insulating substrate, wherein said thin film transistor is formed in a bottom gate structure having gate electrode, a gate insulating film, and a semiconductor thin film stacked in the order from below upward, and

said gate electrode is made of metallic material having a thickness of less than 100nm;

said gate insulating film has a thickness that is greater than said thickness of said gate electrode.

- The thin film semiconductor device according to Claim 1, wherein said gate insulating film has a thickness thicker than the thickness of said gate electrode.
- 3. The thin film semiconductor device according to Claim 1, wherein said semiconductor thin film comprises polycrystalline silicon crystallized by an irradiation of a laser beam.
- 4. The thin film semiconductor device according to Claim 1, wherein said gate electrode has a multi-layered structure stacked with an upper layer having comparatively low heat conductivity and high electric resistance, and a lower layer having comparatively high heat conductivity and low electric resistance.
- 5. A display device comprising:

an insulating substrate;

pixels arranged in a matrix form; and

thin film transistors for driving said respective pixels, wherein said pixels and said thin film transistors are formed as integrated circuits on said insulating substrate, each of said thin film transistors has a bottom gate structure having a gate electrode, a gate insulating film and a semiconductor thin film stacked in the order from below upward, and

SON-2010 (80001-2010) Ser. No. 09/772,986

said gate electrode is made of metallic material having a thickness of less than 100 nm;

said gate insulating film has a thickness that is greater than said thickness of said gate electrode.

- 6. The display device according to Claim 5, wherein
 - said gate insulating film has a film thickness thicker than the thickness of the gate electrode.
- 7. The display device according to Claim 5, wherein

said semiconductor thin film comprises polycrystalline silicon crystallized by an irradiation of a laser beam.

- 8. The display device according to Claim 5, wherein
 - said gate electrode has a multi-layer structure stacked with an upper layer having comparatively low heat conductivity and high electric resistance, and a lower layer having comparatively high heat conductivity and low electric resistance.
- 13. The thin film semiconductor device according to Claim 1, wherein the thickness of the gate insulating film is greater than 100 nm.
- 14. The thin film semiconductor device according to Claim 13, wherein the thickness of the gate insulating film is 110 nm and the thickness of the gate electrode is 90 nm.
- 15. The display device according to Claim 5, wherein the thickness of the gate insulating film is greater than 100 nm.
- 16. The display device according to Claim 15, wherein the thickness of the gate insulating film is 110 nm and the thickness of the gate electrode is 90 nm.

R0218418.DOC